This Can be a Particular kind of read through cycle implicitly resolved into the interrupt controller, which returns an interrupt vector. The 32-little bit deal with field is ignored. Just one feasible implementation will be to produce an interrupt accept cycle on an ISA bus employing a PCI/ISA bus bridge. https://nathanlabsadvisory.com/soc-1/